

FIG. 1




FIG. 2




FIG. 3

VOLTAGE DOMAIN DEFINITION FILE											205
CONNECTION DECLARATION	GLOBAL	VOLTAGE ISLAND	FLATTEN LEVEL	OFF CHIP SUPPLY	REGULATED SUPPLY	SUPPLY HEADER	CONTROLLED FROM	GND NOISE ISOLATED	VSS RAIL VALUE (V)	VDD RAIL VALUE (V)	EXTERNAL NOISE SUPPRESSION REQUIRED
WIRE	Y			Y					0.0	1.2	
REGISTER	Y			Y					0.0	1.2	
INPUT	Y			Y					0.0	1.2	
OUTPUT	Y			Y					0.0	1.2	
WIREVDD2	Y			Y					0.0	2.5	
INPUTVDD2	Y			Y					0.0	2.5	
OUTPUTVDD2	Y			Y					0.0	2.5	
WIRE H1 VIA		Y			Y		WIRE VDD2		-0.5	1.5	Y
REGISTER H1 VIA		Y			Y		WIRE VDD2		-0.5	1.5	Y
INPUT H1 VIA		Y			Y		WIRE VDD2		-0.5	1.5	Y
OUTPUT H1 VIA		Y			Y		WIRE VDD2		-0.5	1.5	Y
WIRE H1 VIB		Y				Y	WIRE		0.0	1.2	
REGISTER H1 VIB		Y				Y	WIRE		0.0	1.2	
INPUT H1 VIB		Y				Y	WIRE		0.0	1.2	
OUTPUT H1 VIB		Y				Y	WIRE		0.0	1.2	
WIRE H1 VIC		Y		Y					0.0	1.2	
REGISTER H1 VIC		Y		Y					0.0	1.2	
INPUT H1 VIC		Y		Y					0.0	1.2	
OUTPUT H1 VIC		Y		Y					0.0	1.2	
WIRE H1 VID		Y		Y					0.0	1.75	Y
REGISTER H1 VID		Y		Y					0.0	1.75	Y
INPUT H1 VID		Y		Y					0.0	1.75	Y
OUTPUT H1 VID		Y		Y					0.0	1.75	Y
WIRE H1 VIE		Y	WIRE H1 VC								
REGISTER H1 VIE		Y	REGISTER H1 VC								
INPUT H1 VIE		Y	INPUT H1 VC								
OUTPUT H1 VIE		Y	OUTPUT H1 VC								

FIG. 4

DESIGN CONSTRAINT FILE								210
CONNECTION DECLARATION	VDD NOISE TARGET (mV)	VSS NOISE TARGET (mV)	VDD DROOP TARGET (mV)	VSS DROOP TARGET (mV)	OPERATING FREQUENCY (MHz)	SWITCHING FACTOR %	CLOCK CYCLE OFFSET (%)	
WIRE							0	
REGISTER	300	200	100	100	80	50	0	
INPUT	300	200	100	100	80	50	0	
OUTPUT	300	200	100	100	80	50	0	
WIREVDD2								
INPUTVDD2	400	300	200	200	40	50	50	
OUTPUTVDD2	400	300	200	200	40	50	50	
WIRE H1 VIA								
REGISTER H1 VIA	100	50	100	100	160	50	0	
INPUT H1 VIA	100	50	100	100	160	50	0	
OUTPUT H1 VIA	100	50	100	100	160	50	0	
WIRE H1 VIB								
REGISTER H1 VIB	100	100	200	200	20	30	50	
INPUT H1 VIB	100	100	200	200	20	30	50	
OUTPUT H1 VIB	100	100	200	200	20	30	50	
WIRE H1 VIC								
REGISTER H1 VIC	100	100	50	50	200	50	0	
INPUT H1 VIC	100	100	50	50	200	50	0	
OUTPUT H1 VIC	100	100	50	50	200	50	0	
WIRE H1 VID								
REGISTER H1 VID	100	50	25	25	200	50	0	
INPUT H1 VID	100	50	25	25	200	50	0	
OUTPUT H1 VID	100	50	25	25	200	50	0	

FIG. 5

PREFERRED COMPONENTS FILE 215
<b>**SPECIFIC COMPONENTS WITHIN**</b> <b>**THE SYSTEM LIBRARY TO**</b> <b>**TARGET FOR USE IN DESIGN**</b>  <b>**ON-CHIP CAPACITORS</b> CAP1 CAP3 <b>**OFF-CHIP CAPACITORS</b> DCACAP1 <b>**ON MODULE CAPACITORS</b> *NULL ENTRY
 <b>**ON CHIP REGULATORS</b> REG1 <b>**OFF CHIP REGULATORS</b> *NULL ENTRY <b>**HEADERS</b> VDDHEADER1 VDDHEADER4 VSSHEADER1 <b>*NOISE FILTERS</b> NOISEFILTER1 <b>*OFF-CHIP FILTERS</b> DCAFFRRITE1
 <b>**RESISTORS</b> RES3 RES 8 <b>**DCA RESISTORS</b> NULL ENTRY <b>**MODULE LEVEL RESISTORS</b> MODRES1

**FIG. 6**





FIG. 7A



**FIG. 7B**




FIG. 7C






FIG. 8